Robert Bogdan Staszewski's Home Page

My Google Scholar

SFIlogo Logo

ERC Logo
European Flag.
Equal1

Postdoc Research (listed in reversed chronological order of joining the group)



Dr.Pingda GuanDr.Pingda Guan been a Postdoc Research Engineer at UCD since September 2023 . He received his Ph.D. degree in Electronic Science and Technology in 2023 and his B.Sc. degree in Microelectronic Science and Engineering in 2017, both from the School of Integrated Circuits, Tsinghua University, China.

List of publications:
Google Scholar
ORCID


His research interests are:
1. F/sub-THz/mm-wave/mixed-signal integrated circuits and systems for wireless communications, radars, imaging systems,
2. Power amplifiers (PAs), voltage-controlled oscillators (VCOs),
5. Phased arrays, wireless transceivers, etc.



Hieu Minh NguyenDr. Hieu Minh Nguyen been a Postdoc Research Engineer at UCD since August 2023. He received his Phd.D in Electronic and Computer Engineering in 2022 from University College Dublin (UCD), Ireland. He received his MSc degree in Electronic Engineering and BSc degree in Electronics and Telecommunication Engineering from Ho Chi Minh City University of Technology, Vietnam, in 2016 and 2014.

List of publications:
Google Scholar
ORCID

His research interests are:
1. Analog and Mixed-Signal IC Design,
2. Radio Frequency IC Design,
3. RF-DAC, Fully Digital Transmitter for wideband,
4. Hybrid Data Converter for High-speed applications, Multimode LDO for Battery Charger,
5. TCAD modelling for CMOS device.



Ansari BozorgDr. Amir Bozorg has been a Senoir Research Engineer at UCD since September 2023. He received his Phd.D in Electronic and Computer Engineering in 2021 from University College Dublin (UCD), Ireland. He received his MSc degree from Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran in 2012 in Microelectronics.

List of publications:
Google Scholar
ORCID

His research interests are:
1. Radio frequency/mm-wave transceiver design,
2. Discrete-time filter and receiver designs,
3. All-digital phase locked loops.



Viet Anh NguyenDr. Viet Anh Nguyen has been a Postdoc Research Engineer at UCD since June 2023. He received his Phd.D, Masters degree in Electronic and Computer Engineering in 2022 and 2017, respectively. He received his Bachelors degree in Electronic and Communications Engineering in 2016, all three degress from University College Dublin (UCD), Ireland.

List of publications:
Google Scholar
ORCID

His research interests are:
1. Analog and Mixed-Signal Integrated Circuit design,
2. Data converters,
3. Time-mode data conversion and signal processing.



Dr. Andrii Semenov Dr. Andrii Semenov has been a Postdoc Research Engineer at UCD since September 2021 to February 2023. He is currently working at Equal1 lab in Dublin, Ireland. He received his PhD degree in Theoretical Physics from Odesa National I.I. Mechnikov University, Ukraine in 2021. He worked as a research fellow at Odesa National I.I. Mechnikov University, Ukraine between October 2018 to December 2020.

List of publications:
Google Scholar
ORCID

His research interests are:
• Theoretical and quantum physics,
• Differential geometry and its physical implementations,
• Quantum Machine Learning.



 Dmytro Mishagli Dr. Dmytro Mishagli (defended his PhD thesis on 12 March 2021) has been a postdoctoral researcher at UCD since July 2021. His current work is within application of machine learning techniques to the domain of quantum computing and CMOS quantum computers. Dmytro received the BSc and MSc degrees in Physics (specialising in Theoretical Physics) from Odesa Mechnikov National University, Ukraine (ONU) in 2008 and 2009 respectively. After graduation he worked as a research assistant and tutor at the Department of Theoretical Physics at ONU from 2009 till 2012. In addition he trained at the Institute for Theoretical Physics of Leipzig University (Germany) through the Erasmus program in 2013-2014.

List of publications:
Google Scholar
ORCID

His research interests are:
• Applied Statistical Physics and Statistics,
• Optimisation Techniques and Machine Learning,
• Algorithms for Statistical Timing Analysis of VLSI and circuits optimisation.



Yizhe HUDr. Yizhe HU was a postdoc researcher at UCD since September 2013 to September 2022. He is currently a professor in Funda University, Shanghai, China. From 2013 to 2014, he was with Fudan University, Shanghai, China, where he was involved in RFIC design. From 2016 to 2017, he was consulting for the PLL Group of HiSilicon, Huawei Technologies, Shenzhen, China, designing DCOs and ADPLLs in 16nm FinFET technology. He is an expert in the flicker noise upconversion in oscillators, and an inventor of a new type of a PLL based on charge-sharing locking (CSL).

List of publications:
Google Scholar
ORCID

His research interests are:
• High-performance RF oscillators, esp. with low flicker noise,
• PLL architectures, esp. using the novel charge-sharing locking.



Dr.Panagiotis Giounanlis Dr. Panagiotis Giounanlis has been a postdoc researcher at UCD since September 2017 to March 2020. His current work includes the development of circuit equivalent models for electron transfer through multiple quantum dots, the development of numerical and analytical approaches for the description of Rabi oscillations in quantum dot systems, the characterization and modelling of CMOS devices operation at low temparatures and others.

He received the B.SC. degree in Physics and M.Sc. degree - Computational Physics Master of Science from Aristotle University of Thessaloniki (AUTh), Greece, in 2008 and 2011 respectively. In 2017, Panagiotis Giounanlis received his Ph.D degree for his research on the modelling of non-linear effects for micro-scale devices (MEMS) and their application to reliability and control by the use of both numerical and analytical approaches.

His research interests are:
• Modelling and simulation of micro-scale devices and complex systems,
• Solid state Physics,
• Computational quantum mechanics.



Pedro Dr. Pedro Emiliano Paro Filho has been a postdoc researcher at UCD (co-supervised with Prof. Anding Zhu) since September 2017 to September 2018 . He received the B.Sc. and M.Sc. degrees in Electrical Engineering from the University of Campinas, Brazil, in 2009 and 2012, respectively. In 2016, Pedro Paro Filho received his Ph.D. degree with highest honors from IMEC and the Vrije Universiteit Brussel (VUB), for his research on charge-based transmitter architectures. His interests involve different aspects of RF transceiver’s design, including reconfigurable front-ends and low power radios.

Dr. Paro Filho received the ISSCC 2015 Jan Van Vessem Award for Outstanding European Paper, granted by IEEE Solid-State Circuit Society.

His research interests are:
• RF transceivers,
• RFDACs,
• Reconfigurable Frontends,
• Analog and mixed-signal ICs.



Keith UnDr. Ka-Fai Un has been a postdoc researcher at UCD since January 2017 to Dec 2018. He has been a lecturer (Macao Fellow) with the State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau (UM), Macao, China, since Dec 2015. He was a postdoc researcher at UM since Sep 2014. He received the M.Sc. and Ph.D. degree in electrical and electronics engineering from UM in 2009 and 2014, respectively. He received the B.Sc. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2007.

He was a PhD student recipient of the Postgraduate Science and Technology Research and Development Award, FDCT, Macao, China, in 2012. He was also a recipient of the 2008 APCCAS Merit Student Paper Certificate.

His research interests are:
• RFDACs,
• Wideband wireless transmitters,
• Harmonic rejection mixers,
• Switched-capacitor circuits,
• Multi-phase local oscillator generators,
• Baseband modulations and signal processing.



Sushrant MongaDr. Sushrant Monga has been a postdoc researcher at UCD (co-supervised with Prof. Anding Zhu) since September 2016 to August 2017. He received his PhD degree in Electrical Engineering from Indian Institute of Technology, Delhi in 2016, and did his masters from Thapar University Pataila.

His research interests are:
• Analog and mixed signal design,
• RF transceivers.



Cagri CetintepeDr. Cagri Cetintepe has been a postdoc researcher at UCD since June 2016 to August 2019. He received his PhD, MSc and BSc degrees in Electrical and Electronics Engineering, all with high honors, from Middle East Technical University (METU), Ankara, Turkey, in 2015, 2010, and 2007, respectively. His MSc and PhD research experience spans areas such as radio frequency microelectromechanical system (RF MEMS) switches and phase shifters, surface micromachined passive lumped components, antennas, microwave and millimeter wave instrumentation, and radar/communication applications.

His research interests are:
• RF and millimeter-wave transceivers,
• On-chip antennas,
• Analog and mixed-signal ICs.



Filippo SchembariDr. Filippo Schembari has been a postdoc researcher at UCD since January 2016 to March 2019. He received the B.Sc. degree in biomedical engineering in 2010, and the M.Sc. and Ph.D. degrees in electrical engineering from the Politecnico di Milano, Milan, Italy, in 2012 and 2016, respectively.
During his M.Sc. and Ph.D. he worked on low-noise multi-channel readout ASICs for X- and Gamma-ray spectroscopy and imaging applications.
During his post-doctoral activity he focused on deep-subthreshold time-mode ADCs, level-crossing-sampling ADCs, mismatch-calibrated SAR ADCs and SAR TDCs. In this period he undertook a six months internship as an IC designer at Xilinx, Dublin, Ireland. In 2019 he joined Huawei Technologies, Milan, Italy, as an analog RFIC designer. Dr. Schembari was the recipient of the 2018 IEEE Emilio Gatti and Franco Manfredi Best Ph.D. Thesis Award in Radiation Instrumentation, and of a Marie Sklodowska-Curie European Individual Fellowship (EU-IF, grant no. 747585) which supported his post-doctoral research activity in UCD.

His research interests are:
• Oscillator-based A/D converters,
• Level-crossing-sampling digitally-intensive ADCs,
• High-speed time-interleaved SAR ADCs,
• Successive approximation time-to-digital converters,
• Voltage-to-time-converter-based ADCs.



Dr. Xun LuoDr. Xun Luo was employed for 18 months as a postdoc researcher in my TU Delft group in The Netherlands starting 1 July 2013. His research on RF-DACs and oscillators was funded by my European Research Council (ERC) Starting Grant TDRFSP number 307624. He received the B.Sc. degree in 2005, the M.Sc. degree in 2008, and the Ph.D. degree in 2011, all in electrical engineering from the University of Electronic Science and Technology of China (UESTC) in Chengdu, Sichuan, China. Before joining my group, he was with Hi-Silicon, Huawei Technologies in Shanghai, China, working as the system engineer < project manager of outdoor 60 GHz communication standard and multi- bands P2P microwave/mm-wave circuit < system R<D for backhaul communication.

His research interests are:
• RF-DACs,
• RF and mm-wave Oscillators,
• Microwave communication links.



Back to Top