Robert Bogdan Staszewski's Home Page

My Google Scholar

ERC Logo



European Flag.



SFIlogo Logo

Graduated MSC Students (listed in reversed chronological order of joining the group)


Graduated MSC Students:

Vijaya Kumar Purushothaman MSc. thesis defense: 2016-02-22 An Ultra-low power Direct Frequency Demodulator for Bluetooth Smart applications Design and Implementation IMEC,NL
Yuan Gao MSc. thesis defense: 2014-12-16 (cum laude) Design of a Duty-Cycled Fractional-N ADPLL Based on Instantaneous Start-up LC DCO and High-precision DTCs NXP, Eindhoven, NL
Lianbo Wu MSc. thesis defense: 2014-10-28 (cum laude) An Ultra-Low-Power ADPLL for BLE Applications NXP, Eindhoven, NL
Peng Chen MSc. thesis defense: 2014-09-18 DTC and TDC IC Design for Ultra-Low-Power ADPLL Huawei, Eindhoven, NL
Bindi Wang MSc. thesis defense: 2013-12-20 Edge-prediction DTC and Self-gating TDC Design for Ultra Low Power All Digital PLL TU/e, Eindhoven, NL
Gerasimos Vlachogiannakis MSc. thesis defense: 2013-12-20 Low Power, All-Digital Fractional-N Frequency Synthesizers for Multi-GHz Applications TU Delft, Delft, NL
Vamshi Chillara MSc. thesis defense: 2013-10-15 (cum laude) An Ultra-Low-Power ADPLL for WPAN Applications ADI, Limerick, Ireland
Mohammadreza Mehrpoo MSc. thesis defense: 2012-12-21 A Highly Selective, Very Linear Low Noise Transconductance Amplifier Capable of Large-Signal Handling for Current-Mode Receivers Front-End Catena, Delft, NL
Armin Tavakol

MSc. thesis defense: 2012-06-15

Digitally Controlled Oscillator for WiMAX in 40 nm TU Delft, NL
Wenlong Jiang MSc. thesis defense: 2011-09-22 ADPLL Design for WiMAX UCLA, CA, USA
Priyanka Kumar MSc. thesis defense: 2011-09-22 Time-of-Flight 3D Imaging based on a SPAD-TDC Pixel Array in Standard 65 nm CMOS Technology NXP in Eindhoven, NL
Popong Effendrik MSc. thesis defense: 2011-04-18 Time to Digital Converter (TDC) for WiMAX ADPLL System in TSMC 40nm CMOS Technology Lecturer in Indonesia

Back to Top